Heydari, P.
Pedram, M.
Dept. of Electr. & Comput. Eng., Univ. of California, Irvine, CA, USA
This paper appears in: Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Publication Date: April 2003
Volume: 11
,
Issue: 2
On page(s):
180
- 193
ISSN: 1063-8210
Digital Object Identifier: 10.1109/TVLSI.2003.810785
Current Version Published: 2003-07-09
Abstract
This paper is concerned with the analysis and optimization of the ground bounce in digital CMOS circuits. First, an analytical method for calculating the ground bounce is presented. The proposed method relies on accurate models of the short-channel MOS device and the chip-package interface parasitics. Next the effect of ground bounce on the propagation delay and the optimum tapering factor of a multistage buffer is discussed and a mathematical relationship for total propagation delay in the presence of the ground bounce is obtained. Effect of an on-chip decoupling capacitor on the ground bounce waveform and circuit speed is analyzed next and a closed form expression for the peak value of the differential-mode component of the ground bounce in terms of the on-chip decoupling capacitor is provided. Finally, a design methodology for controlling the switching times of the output drivers to minimize the ground bounce is presented.
Index
Terms
Available to subscribers and IEEE members.
References
Available to subscribers and IEEE members.
Citing Documents
Available to subscribers and IEEE members.
You are not
logged in.
Guests
may access Abstract records free of charge.
Cart
